

IMPROVED PHASE DIFFERENCE DETECTOR, PARTICULARLY FOR A PLL CIRCUIT

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates in general to phase difference detector circuits, particularly of the type employed in Phase-Locked Loop (PLL) circuits.

Description of the Related Art

 PLL circuits are largely exploited in several different applications; for instance, in the field of telecommunications, PLL circuits are used for realizing
10 frequency synthesizers.

 As known, the PLL is a circuit with negative feedback that allows obtaining, starting from a reference signal having a given frequency, or reference frequency, a signal having frequency equal to the reference frequency multiplied by a prescribed multiplication factor.

15 More particularly, a PLL circuit includes an phase difference detector adapted to detect the phase difference between the reference signal and a feedback signal, derived from the output signal of the PLL circuit through a feedback network comprising a frequency divider; the division factor implemented by the frequency divider corresponds to the aforesaid multiplication factor. The
20 phase difference detector, typically constituted by a phase and frequency detector followed by a charge pump circuit, produces a signal, for instance a current signal, proportional to the detected phase difference. Such signal, filtered by a loop filter with transfer function such as to eliminate the high frequency components, for example a signal that is integrated and converted into a voltage signal, constitutes
25 the control signal of a voltage controlled oscillator, that generates the output signal of the PLL circuit.

The PLL circuit is capable of producing signals with frequency equal to a multiple of the frequency of the reference signal. Varying the multiplication factor, and thus the division factor of the frequency divider in feedback network, it is possible to generate signals of different frequencies, in the art referred to as
5 "channels".

PLL circuits are known in which the frequency multiplication factor N is an integer. The performances of these PLL circuits, denominated integer N PLL circuits, derive from a compromise in the choice of the design parameters, particularly as far as the bandwidth, the settling time, the distance (in frequency)
10 between the different channels or resolution, the phase noise and the consumption are concerned.

These limitations are overcome by the so-called fractional N PLL circuits, that allow achieving non-integer multiplication factors of the reference frequency. Particularly, for a same distance between the different channels, the
15 fractional N PLLs are characterized by a reduced phase noise compared to the integer N PLLs.

In order to obtain a fractional multiplication factor, given a generic channel, the division factor of the frequency divider in the feedback network is made to vary dynamically between two integer values, for instance two
20 consecutive integer values N and $N+1$, with a given periodicity. This technique allows generating signals whose frequency is equal to non-integer multiples of the frequency of the reference signal.

One of the main disadvantages of the fractional N PLL circuits consists in the generation of spurious signals. Particularly, such spurious signals
25 are generated in consequence of the periodic variation of the frequency division factor, from N to $N+1$. The spurious signals are found at frequencies differing from the reference frequency of multiples of the frequency with which the frequency division factor is made to vary.

A known technique for limiting the effect of the spurious signals consists in using a $\Sigma\Delta$ modulator for controlling the instantaneous frequency division factor of the frequency divider.

The level of the spurious signals is increased by the presence of inevitable nonlinearities in the PLL loop, and particularly in the phase difference detector. Particularly, the nonlinearities in the input-output characteristic of such subsystem of the PLL determines an increase in the level of the spurious signal situated at the fractional frequency equal to the product of the reference frequency for the selected channel divided by the overall number of channels. The level of such spurious signal is particularly high for that channels that are characterized by a fractional frequency lower than the loop bandwidth, because of the limited filtering band of the loop filter.

In B. De Muer *et al.*, "A CMOS Monolithic $\Sigma\Delta$ -Controlled Fractional- N Frequency Synthesizer for DCS-1800", IEEE JSSC, No. 7, July 2002, pages 835 to 844, it is underlined that the nonlinearities in the input-output characteristic of the phase difference detector are the main cause of spurious signals, and thus an optimization of the phase and frequency detector and of the charge pump circuit is desirable. Particularly, the authors of such article indicates two types of nonlinearity: a dead zone present in the input-output characteristic for small phase difference values, and a different gain for positive and negative phase differences, consequence of the mismatches in the current generators that serve to generate the current signal proportional to the phase difference.

The Applicant has observed that eliminating the two aforementioned types of nonlinearity does not allow reducing enough the level of the spurious signals.

BRIEF SUMMARY OF THE INVENTION

In view of the state of the art outlined, it has been therefore an object of the present invention to improve the performances of the phase difference

detectors, so as to improve the spectral purity characteristics of the output signal of a PLL circuit, and particularly of a fractional N PLL circuit.

More specifically, it has been an object of the present invention to improve the linearity of the response of the phase difference detector.

5 The Applicant has observed that, once the above described nonlinearities are eliminated or substantially reduced, a further nonlinearity remains in the input-output characteristic of the phase difference detector; the Applicant has also observed that such further nonlinearity is mainly due to the non-symmetrical variation of nonlinear impedances that load particular internal signals
10 to the phase difference detector.

 According to the present invention, with the purpose of eliminating or substantially reducing such further nonlinearities, a phase difference detector is provided adapted to generate a signal indicative of a phase difference between a first signal and a second signal, comprising a first bistable element clocked by the
15 first signal and having a first output signal, a second bistable element clocked by the second signal and having a second output signal, means adapted to determine the variation of said signal indicative of the phase difference according to said first and second output signals, and a reset circuit having a first and a second inputs respectively connected to said first and second output signals and adapted to
20 cause the reset of the first and the second bistable elements responsive to the reaching of a respective prescribed state by the first and of the second output signals.

 Said first and second inputs of the reset circuit are substantially symmetrical to each other from the point of view of an input impedance associated
25 with each every of them.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S)

These and other features and the advantages of the present invention will be made apparent by the following detailed description of some

embodiments thereof, provided purely by way of non limitative examples, that will be done making reference to the attached drawings, wherein:

Figure 1 is a functional block diagram of a PLL, particularly a fractional N PLL;

5 Figure 2 is a more detailed functional block diagram of a phase difference detector subassembly of the PLL, in an embodiment of the present invention;

Figure 3 is a time diagram illustrative of the operation of the phase difference detector of Figure 2;

10 Figures 4A, 4B and 4C schematically show three different types of nonlinearity that affect the response of a conventional phase difference detector; and

Figures 5 and 6 show two possible embodiments of a linearization circuit element for linearizing the response of the phase difference detector.

15 DETAILED DESCRIPTION OF THE INVENTION

With reference to the drawings, in Figure 1 the functional block diagram of a PLL circuit 100 is shown, particularly a digital PLL circuit and more particularly, but not limitatively, a fractional N PLL circuit, of the type used in frequency synthesizer circuits for synthesizing an output signal F_o having a
20 prescribed frequency F_o starting from a reference signal F_r having a reference frequency F_r , in general different from the frequency F_o that is desired to achieve. The frequency F_o of the output signal F_o is also referred to as a channel of the PLL circuit.

The reference signal F_r is typically generated by an oscillator 105, for
25 instance a quartz crystal oscillator, adapted to provide a basic clock signal relatively stable and precise in frequency; typically, the reference signal F_r fed to the PLL circuit is derived from the signal generated by the quartz crystal oscillator, properly scaling in frequency this last signal.

The reference signal F_r is fed to a first input of a phase and frequency comparator 110; a second input of the phase and frequency comparator receives a feedback signal F_d , generated by a frequency divider 115 starting from the output signal F_o .

5 The frequency divider 115 is a multimodulus divider, whose division factor is made to dynamically vary in such way that the signal F_d has, on average, a frequency equal to a non-integer fraction of the frequency F_o of the output signal F_o . Particularly, the multimodulus frequency divider 115 is controlled by a control circuit 120 that determines the instantaneous value of the division factor; in an
10 exemplary and non-limitative embodiment of the present invention, the control circuit 120 includes a delta-sigma modulator ($\Delta\Sigma$), that receives in turn a digital code K adapted to define the division factor of the frequency F_o .

The phase and frequency comparator 110 compares the signals F_r and F_d to each other, with the purpose of determining their phase difference.

15 The phase and frequency comparator 110 controls a charge pump circuit 125 through a pair of signals UP and DW, whose activation by the phase and frequency comparator 110 is selective and depends on the detected phase difference between the signals F_r and F_d .

The charge pump circuit 125 generates a current signal I_{cp} , whose
20 value is indicative of the difference in frequency between the two signals F_r and F_d .

The current signal I_{cp} generated by the charge pump circuit 125 is injected into a loop filter 130, of suitable spectral characteristics, for removing the high frequency components from the current signal I_{cp} .

25 The loop filter 130 integrates the signal I_{cp} and generates a voltage signal V_{vco} .

The voltage signal V_{vco} acts as a control voltage for a voltage controlled oscillator circuit (VCO) 135, that outputs the signal F_o .

In operation, the VCO 135 initially oscillates at a free oscillation frequency, consequence of the background noise in the PLL circuit. Supposing that the regulation value K is equal to 0, the circuit behaves as an integer division factor PLL. In this case, the frequency divider 115 always divides the frequency of the output signal F_o by the same integer number N , and therefore it results $F_d = F_o/N$.

In an unlocked condition (as at the power-up, or immediately after a channel switching), the frequency of the signal F_d is different from the frequency F_r of the reference signal F_r ; such frequency difference is detected by the phase and frequency comparator 110, and the charge pump circuit generates a correspondent current signal I_{cp} . The control voltage V_{vco} causes the frequency of the output signal F_o to vary. Particularly, if the frequency of the signal F_d is lower than the frequency of the reference signal F_r , the control voltage V_{vco} is such as to cause an increase in frequency of the output signal F_o ; on the contrary, if the frequency of the signal F_d is higher than the frequency of the reference signal F_r , the control voltage V_{vco} is such as to determine a decrease of the frequency of the output signal F_o .

A similar behavior is observed if the two signals F_d and F_r are out of phase: in this case the PLL tends to bring the signal F_d in phase locked condition with the signal F_r .

After a transient, the frequency of the signal F_d reaches the frequency F_r of the reference signal F_r . In this condition, referred to as locked condition, the frequency F_o of the output signal is therefore equal to $F_r \cdot N$, i.e., to an integer multiple of the frequency F_r of the reference signal. The frequency F_o of the output signal F_o can be therefore regulated (in an interval of interest) with a precision, or inter-channel distance, equal to the frequency F_r of the reference signal F_r .

As known, an inevitable consequence of the process described above is that the frequency multiplication process carried out by the PLL 100

causes the phase noise of the output signal F_o to increase quadratically with the value N ; therefore, the integer number N should be kept relatively low; the distance among the channels is thus increased accordingly.

Such drawback is resolved thanks to the so-called fractional architecture, in which, in locked conditions, the division factor of the frequency divider 115 is made to vary dynamically. Particularly, considering for instance a bimodulus frequency divider, the division factor is made to vary dynamically between an integer value N and an integer value $N+1$: given a number F of cycles of the feedback signal F_d , with $K < F$, the division factor of the frequency divider 115 is equal to $N+1$ for a number K of times, and it is equal to N for the remaining $(F-K)$ times. An average division factor on the F cycles is thus obtained, equal to $N+K/F$. Accordingly, in locked conditions, the frequency F_o of the output signal F_o is equal to $(N+K/F)F_r$, the value K/F defines a fractional channel, which corresponds to a respective frequency of the output signal.

The delta-sigma modulator 120 can be of the multibit type, and in this case it is possible to use a multimodulus frequency divider, in which the frequency division factor can take more than two different integer values.

The fractional architecture allows to synthesize output signals with frequency equal to a non-integer multiple of the frequency of the reference signal F_r ; therefore, the frequency of the reference signal F_r can be greater than the distance between the channels, and it is thus possible to reduce the integer number N . The performances of the PLL 100 in terms of phase noise are improved.

In Figure 2 there are shown in greater detail the phase and frequency comparator 110 and the charge pump circuit 125, in an embodiment of the present invention. Such blocks constitute, altogether, a phase difference detector. The phase and frequency detector 110 is a circuit adapted to detect phase differences between the signals F_r and F_d smaller than $+/- 2\pi$ or greater than $+/- 2\pi$. The name "phase and frequency detector" stems from the fact that, when the phase

difference between the signals F_r and F_d is smaller than $+/- 2\pi$, the detector 110 is considered to operate as a phase detector, while when the phase difference is greater than $+/- 2\pi$, the detector 110 is considered to operate as a frequency detector.

5 Particularly, the reference signal F_r is fed to the clock input of a first D-type flip-flop 200a; the input D of the flip-flop 200a is connected to a supply voltage line VDD (equal for instance to 5V). In similar way, the signal F_d is fed to the clock input of a second D-type flip-flop 200b; the input D of the flip-flop 200b is connected to the supply voltage line VDD.

10 The output Q of the flip-flop 200a and the output Q of the flip-flop 200b form the drive signals UP and DW, respectively, for the charge pump circuit. As shown in Figure 2, the charge pump circuit 125 can be schematized as comprising a first and a second current generators 210a, 210b, each of which is adapted to generate a respective current I_a , I_b . The current generator 210a is put
15 in series to a switch 215a controlled by the signal UP; the current generator 210b is put in series to a switch 215b controlled by the signal DW. The closing of the switch 215a causes the current generator 210a to inject the current I_a into the loop filter 130; likewise, the closing of the switch 215b causes the current generator 210b to absorb the current I_b from the loop filter 130.

20 In practice, the switches 215a and 215b can be realized through MOSFET, driven by the signals UP and DW; for instance, a P-channel MOSFET, driven by the signal UP (properly reversed by the point of view of the logic state) is used for realizing the switch 215a and an N-channel MOSFET, driven by the signal DW, is used for realizing the switch 215b. The current generators 210a and 210b
25 can be realized again by means of MOSFETs, arranged to form current mirror structures.

It is observed that, in alternative, the signals UP and DW can be constituted by the outputs $Q\#$ of the flip-flops 200a, 200b, complementary to the outputs Q, or one of the two signals UP and DW can be constituted by the output

Q of one of the two flip-flops 200a and 200b, while the other signal can be constituted by the complementary output Q# of the other flip-flop. Suitable logic state inversions can become necessary to drive the MOSFETs of the charge pump circuit.

5 The signals UP and DW are also fed to respective inputs of a reset circuit 205 for resetting the flip-flops 200a and 200b. The reset circuit 205 detects the state of the signals UP and DW and, depending on the detected state, it controls an output signal RST, that is fed to the reset ("clear") inputs CLR of the flip-flops 200a and 200b, to determine the reset thereof.

10 Making reference to the simplified timing diagram of Figure 3, at every rising edge of the reference signal Fr the flip-flop 200a loads the logic state ("1") present on the respective input D, thereby the output UP is brought into the logic state "1". Likewise, at every rising edge of the signal Fd, the flip-flop 200b loads the logic state ("1") present on the respective input D, thereby the output DW
15 is brought into the logic state "1". From a logic state point of view, the reset circuit 205 substantially behaves as an AND gate 220: as long as at least one of the signals UP and DW is de-asserted (*i.e.*, it is in the logic state "0"), the reset circuit 205 keeps the reset signal RST in a de-asserted state (in the example, corresponding to the logic state "0"); when both the signals UP and DW are in the
20 logic state "1", the reset circuit 205 asserts the reset signal RST, thereby determining the resetting of the flip-flops 200a and 200b and, accordingly, the return to the logic state "0" of the two signals UP and DW. The signals UP and DW remain in the logic state "0" until the following rising edge of the signal Fr and, respectively, of the signal Fd occurs.

25 As it is possible to notice from Figure 3, the signal UP remains in the logic state "1" (adapted to cause the closing of the switch 215a, and therefore the activation of the current generator 210a) for a time that depends on the phase delay of the signal Fd compared to the reference signal Fr; the current Ia delivered by the current generator 210a will tend to make the value of the control voltage

V_{vco} of the VCO 135 progressively increase, whereby the frequency of the output signal F_o increases, and thus the frequency of the signal F_d derived therefrom, so as to reduce the phase delay with respect to the reference signal F_r.

Conversely, the signal DW remains in the logic state "1" (adapted to
5 determine the closing of the switch 215b, and therefore the activation of the current generator 210b) for a time dependent on the phase lead of the signal F_d compared to the reference signal F_r; the current I_b delivered by the current generator 210b will tend to make the value of the control voltage V_{vco} of the VCO 135 progressively decrease, so as to decrease the frequency of the output signal F_o,
10 and therefore the frequency of the signal F_d derived therefrom, so as to reduce the phase lead with respect to the reference signal F_r.

As mentioned in the introductory part of the present description, an important aspect for the purposes of the performances of the PLL circuit is the linearity of the input-output characteristic of the phase difference detector, *i.e.*, of
15 the subassembly constituted by the phase and frequency detector 110 and the charge pump circuit 125; such characteristic is the function that links the output electric charge Q_{cp} of the charge pump circuit 110 to the phase difference $\Delta\phi$ between the signals F_r and F_d. If the phase and frequency detector 110 and the charge pump circuit 125 were ideal, such characteristic would be perfectly linear.
20 In practice, nevertheless, the non-ideality of the phase and frequency detector 110 and of the charge pump circuit 125 causes non-linearities to arise in such input-output characteristic.

A first type of nonlinearity, already recognized in literature (for instance, in the already cited article of De Muer *et al.*), is schematically shown in
25 Figure 4A, in which the ideal characteristic is represented in dashed line. This first type of nonlinearity, consisting in a different slope of the characteristic output charge Q_{cp} *versus* phase difference $\Delta\phi$ for negative or positive phase difference values, is caused by the inevitable mismatch between the current generators 210a and 210b, and therefore by the difference between the currents I_a and I_b which

they deliver. As already mentioned, in the practice the charge pump circuit is realized by means of MOSFETs, for instance a P-channel MOSFET P, controlled by the signal UP (properly inverted) to enable the current generator Ia and an N-channel MOSFET, controlled by the signal DW, to enable the current generator Ib, and the current generators are realized through structures of MOSFETs arranged to form current mirrors; the inevitable differences between the MOSFETs, particularly those that form the current mirror structures, for instance in terms of area and gain, translates into a difference in the currents Ia and Ib, and such a current difference causes the first type of nonlinearity: a difference of gain of the phase difference detector for positive and negative phase differences. In order to eliminate this nonlinearity, it is possible to provide for a regulation, or trimming, of the current Ia delivered by the generator 210a, or of the current Ib absorbed by the generator 210b, or of both; such a regulation can be implemented through a manual regulation or by means of an automatic trimming.

A second type of nonlinearity, also already recognized in literature and schematically shown in Figure 4B (in which, as in Figure 4A, the ideal characteristic is represented in dashed line), consists in a so-called dead zone present in the characteristic $Q_{cp} - \Delta\phi$ in correspondence of values of the phase difference $\Delta\phi$ close to zero. Such nonlinearity is eliminated by providing, in the reset circuit 205, for instance downstream the logic AND gate 220, an element 225 adapted to introduce a prescribed time delay in the reset path of the flip-flops 200a and 200b; such delay element can be for instance practically realized through a chain of inverting buffers (for instance, simple CMOS inverters) or non-inverting. In this way, both the current generators 210a and 210b result active for values of phase difference between the signals Fr and Fd around the zero, and the phase difference detector is able to react also to very small phase errors.

The Applicant has nevertheless observed that, once the above described nonlinearities are eliminated or substantially reduced, a further nonlinearity remains in the input-output characteristic of the phase difference

detector. Particularly, the Applicant has observed that, once the gains for positive and negative phase differences are made substantially equal, and the dead zone in proximity of the origin is eliminated, the characteristic $Q_{cp} - \Delta\phi$ exhibits a residual nonlinearity; for instance, as schematically shown in Figure 4C (in which, as in the preceding Figures 4A and 4B, the ideal characteristic is again represented in dashed line) in an interval of values of the phase difference $\Delta\phi$ relatively close to zero, the Applicant has observed that the characteristic $Q_{cp} - \Delta\phi$ exhibits a significantly higher slope compared to the slope that the characteristic $Q_{cp} - \Delta\phi$ has for higher values of phase difference $\Delta\phi$ (in absolute value).

10 The Applicant has observed that such further nonlinearity is mainly due to the non-symmetrical variation of the nonlinear impedances that load the outputs UP and DW of the phase and frequency detector 110, at the switching instants of such signals.

 Particularly, the Applicant has observed that such nonlinearity is also present in the case in which the impedances of the two inputs of the charge pump circuit 125 are substantially symmetrical.

 The Applicant has in fact ascertained that the known reset circuits 205 are realized in such a way that, when they undergo a switching, the signals UP and DW result to be loaded by nonlinear impedances variable in non-symmetrical way. For instance, making reference to Figure 5, in the usual case in which the reset circuit 205 include a logic AND gate 220, the integration of such a logic gate in CMOS technology calls as known for the realization of a logic NAND gate 500 with a CMOS inverter 505 downstream. It can be appreciated that in such case the load impedances of the signals UP and DW are different from each other, due to the asymmetry of the circuit structure of the NAND gate. Particularly, while the two P-channel MOSFETs P1 and P2 of the NAND gate are connected in parallel to each other, the two N-channel MOSFETs N1 and N2 are connected in series; therefore, the capacitances seen by the signals UP and DW are not equal and do not vary symmetrically when such signals are switched.

According to an embodiment of the present invention, in order to eliminate or at least substantially reduce the residual nonlinearity caused by such phenomenon, for instance of the type shown in Figure 4C, an element 230 is provided in the reset circuit 205 adapted to render substantially symmetrical the load impedances of the signals UP and DW that constitute the inputs of the reset circuit 205. Particularly, in an embodiment of the present invention, the symmetrization element 230 is a circuit block placed upstream the traditional reset circuit (comprising for instance a logic gate, for example an AND gate and a delay line), and having a pair of inputs INa, INb associated with respective input impedances symmetrical to each other. For instance, the symmetrization element 230 is placed upstream of the logic AND gate 220.

The symmetrization element 230 can be practically realized in several ways.

For example, with reference to Figure 5, the symmetrization element 230 may comprise a circuit structure such that, combined with the traditional circuit structure of CMOS logic NAND gate, gives origin to a symmetrical logic NAND gate; particularly, in an embodiment of the present invention, the symmetrization element 230 includes a circuit branch comprising two N-channel MOSFET N3 and N4, substantially identical to the MOSFETs N1 and N2 of the CMOS NAND gate 500, connected in series to each other and, altogether, connected in parallel to the MOSFETs N1 and N2. The MOSFET N4, adjacent to the ground GND, is driven by the same signal, UP in the shown example, that drives the MOSFET N1, farther from the ground; likewise, the MOSFET N3, farther from the ground, is driven by the same signal, DW in the example, that drives the MOSFET N2 adjacent the ground. The structure that is obtained is thus symmetrical, and symmetrical are therefore the load impedances of the signals UP and DW.

It is observed that, in an entirely similar way, in the case in which the reset circuit 205 includes an OR gate rather than an AND gate (for example, in the case in which the signals UP and DW are constituted by the outputs Q# of the flip-

flops 200a, 200b, complementary to the outputs Q), the symmetrization element will include a circuit branch with two channel P-MOSFET in series, and connected in parallel to the series of the two P-channel MOSFET of the CMOS OR gate.

Alternatively, the symmetrization element 230 can be a circuit block
5 adapted to decouple the signals UP and DW from the asymmetrical impedance inputs of a conventional reset circuit, for instance from the inputs of the CMOS AND gate 220. For Example, as shown in Figure 6, the symmetrization block 230 can include a first and a second not-inverting buffers 600a, 600b (for instance realized through two cascaded CMOS inverters), having input impedances
10 substantially identical to each other, between the signal UP and DW and a respective input of the CMOS AND gate 220.

The present invention finds in particular application in fractional- N PLLs, that are very sensitive to the nonlinearities of the subsystem constituted by the phase and frequency detector and charge pump; nevertheless, the invention
15 can be also applied to integer- N PLLs.

The present invention has been described here in terms of some possible embodiments thereof. It is clear that those skilled in the art can bring several changes to the embodiments described, as well as conceive other embodiments of the present invention, without for this reason departing from the
20 scope of the invention defined in the appended claims.

All of the above U.S. patents, U.S. patent application publications, U.S. patent applications, foreign patents, foreign patent applications and non-patent publications referred to in this specification and/or listed in the Application Data Sheet, are incorporated herein by reference, in their entirety.